Learning from VLSI Design Experience
143.14 CHF
Versandkostenfrei
Lieferzeit: 7-14 Werktage
- Artikel-Nr.: 10383021
Beschreibung
This book shares with readers practical design knowledge gained from the author's 24 years of IC design experience. The author addresses issues and challenges faced commonly by IC designers, along with solutions and workarounds. Guidelines are described for tackling issues such as clock domain crossing, using lockup latch to cross clock domains during scan shift, implementation of scan chains across power domain, optimization methods to improve timing, how standard cell libraries can aid in synthesis optimization, BKM (best known method) for RTL coding, test compression, memory BIST, usage of signed Verilog for design requiring +ve and -ve calculations, state machine, code coverage and much more. Numerous figures and examples are provided to aid the reader in understanding the issues and their workarounds.
Eigenschaften
Bewertung
Bewertungen werden nach Überprüfung freigeschaltet.
Zuletzt angesehen